Abstract: The optimisation of an optical receiver is discussed and transient charcteristics of two basic simple integrated receivers in CMOS systems are analysed and compared in detail. In analysis, a maximum current parameter is developed and used for optimisation design. Among these two receivers, the low-impedance configuration is presented for high-speed operation. SPICE simulation and preliminary experimental results with discrete devices are also illustrated and discussed.
Introduction
Since optical interconnects was suggested as a method to improve the performance of VLSI systems [ 1-1 11, many researchers have investigated its application in CMOS systems [12-18,211. Bergman er al. started to use a simple receiver with a saturation PMOS load to implement optical interconnects in a CMOS VLSI system [13, 15, 161. However, the long switching fall time of this receiver significantly limited the operation speed of the system. Although the simulation evaluation for this receiver was reported and two other different receivers with two more devices were presented to improve the switching speed by Wu et al. [17] , the detailed analysis of transient characteristics of these receivers were not discussed and the long-tail problem of the switching waveform was still not efficiently improved. One of these two receivers gave a long switching fall time, and the other gave a smaller output logic swing and consumed more power. Some improvements were presented by Chou et al. [18] although a detailed analysis and optimisation of this receiver design were not discussed. As will be shown, optimisation is necessary to achieve high-speed operation.
In addition to high speed and large output swing considerations, another important aspect for optical interconnects is to minimise optical receiver complexity for practical applications in compatible CMOS technologies. In this paper, we first discuss the basic integrated CMOS optical receiver, a very simple structure which only contains one photodetector and one biasing load device, and the concept for optimising this circuit. Two different configurations, a saturation load and a low-impedance load, are then discussed. The transient characteristics of these configurations are analysed and compared in detail. The low-impedance configuration is presented for high-speed optical interconnect applications and an optimised design is proposed. Analytical results and SPICE simulations for typical examples are also provided. Finally, preliminary experimental results with discrete devices are given and conclusions are summarised.
2
The structure of a basic CMOS optical receiver without any gain stage is shown in Fig. 1 . VDD is the supply voltage, V , is the output voltage, C , represents the total effective capacitance (which includes CMOS inverter input capacitance Ci, the detector capacitance Cdn and the biasing load device output capacitance CO), I, is the photocurrent of the detector during an illumination pulse, I, is the load current, and IcT is the capacitor charging current. This structure only contains one photodetector and one biasing load device to provide a desired output logic swing. The rise and fall times, and output logic swing are functions of the type and the effective resistance of the biasing load. When a light pulse illuminates the detector, a photocurrent Ipk is generated and
The author would like to thank Prof. R.K. Kostuk at the University of Arizona for his helpful discussions, and to acknowledge the National Science Council of the Republic of China for supporting this research under contract NSC 80-0404-E-009-26. divided between I, and I,. . Therefore, the capacitor charging current IC. becomes I,, -I,. A small load resistance with large I , decreases I,, , and requires a long rise time to charge the capacitor to a desired voltage level. On the other hand, when the light is turned off, no photocurrent is generated and the load current I , discharges the capacitor. A smaller load will have a higher discharging current I I,. I and a shorter fall time. By suitably adjusting the effective load resistance, the average capacitor charging and discharging currents can be equalised, providing a symmetric signal waveform with equal rise and fall times. In this case, the total switching time, which is the sum of the rise and fall times, is minimised and the functional signal frequency is maximised In addition to the symmetric waveform, another consideration for a signal is a large output swing, which provides good noise immunity and fast switching response of the receiving inverter. If we use a linear passive resistor as the biasing load, to have a full logic swing, the resistance value is given by R = VDD/Iph. For a 40% efficient integrated detector with 0.5mW optical input power at 780 nm wavelength, and a typical V,, of 5 V, the photocurrent I,, is 0.126 mA and the required resistance for a full-swing output is approximately 40 k 0 . In an integrated circuit, a resistor of this value requires a large fraction of the limited area and is not appropriate. We use an enhancement-mode nMOS transistor in a standard CMOS process as the biasing load to provide a nonlinear resistance characteristic. Using this device as the biasing load, the receiver has two different configurations : one is connecting the gate of this nMOS transistor to the drain output, i.e. V,, = V,, = V, (a similar structure has been used and briefly discussed in References 13, 15 and 16), and the other is connecting the gate to the most positive
In the subsequent discussions, V,, is defined as the low steady-state output voltage and VOH as the high steadystate out-put voltage. To analyse the transient characteristics of these circuits, a maximum-current parameter m is defined as the ratio of the photocurrent Iph to the maximum transistor current I,S(V,, = V,,), which is ~191.
where iDJVG, = V,,) is the drain saturation current for a gate bias of V,, and the maximum current of this transistor (neglecting small geometry effects), which is given by
where k is the transconductance parameter and V, is the threshold voltage. A normalisation time, T , is defined as where I,, is the drain saturation current of the nMOS load transistor. The output capacitance of the transistor includes the gate-substrate capacitance (C,J and drainsubstrate capacitance (Cds). Typical current-voltage characteristics of this saturation structure are shown in Fig. 3 . When the light is off, V,, is V,, since the output cannot be discharged to a value lower than the threshold voltage. When the light is on, I,, is generated and V,, is determined by the value of m, which will be discussed below. (i) the output offset voltage of the OFF state is V, (ii) the output capacitance of the biasing transistor
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is much larger than the other configuration to be considered (iii) the switching waveform has a long tail with a slow falling response which limits high-speed performance.
Low-impedance CMOS optical receiver
The equivalent circuit of a low-impedance CMOS receiver is shown in Fig. 4 . In this configuration V, , = When the light is off, V,, is 0 V. When the light is on, I, is generated and V,, is determined by the value of m, which will be discussed below. [ 3> ( 3 , c/
, ,
When V,/V,, is given, the optimised m can be obtained from eqn. 14.
In an available CMOS process, the threshold voltage VT and the minimum feature-size transconductance parameter k, of the biasing transistor are fixed. Therefore, an optimised m can be obtained for an operation V,,, and the corresponding gate aspect ratio ( W / L ) for a specific I,, can be designed to achieve this desired m value from the following relation where W and L are the gate width and channel length of the biasing transistor, respectively.
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For given illumination and bias conditions, the output voltage and the switching times can be calculated from analytical results in Section 3. Using the supply voltage V,, as the normalisation voltage, the normalised high state voltage (V,,,/V,,) is only function of the maximum current parameter m defined by eqn. 3, and is shown in impedance receiver has at least one order higher switching speed.
We used SPICE to simulate our circuits and the results were in good agreement with our analysis. Figs. 8  and 9 show SPICE simulation examples of transient response for our saturation and low-impedance receivers Fig. 7 with a typical value of 0.15 for VT/V,,. The results show that the fall time of a saturation configuration is always much longer than the rise time and the photocurrent is not efficiently utilised. For the low-impedance configuration, the rise and fall times can be equalised, which maximises the functional clock frequency. Making comparison of the normalised switching times between two configurations shown in Fig. 7 , and also taking into account the additional output capacitance of the first configuration, the optimised low- (16) cussions. A typical switching response of -a saturation CMOS optical receiver is shown in Fig. 11 . The low state and is about 40% in our examule. where lla is the lieht
I
penetration depth, which is 10 pm in silicon material ?or a 780nm wavelength, and d is the junction depletion depth. For a 0.5mW optical input power at 780nm wavelength, the photocurrent I,, is 0.126 mA. Corresponding parameter values are listed in Table 1 . Fig. 8 shows that the logic swing of a saturation configuration is reduced by VT in the OFF state, and that the fall time is very long as discussed in Section 3.1. Fig. 9 shows that the rise and fall times of a low impedance configuration can be equalised, and the switching speed is one order of magnitude higher than a saturation configuration for full-swing output.
As indicated the low-impedance receiver is more suitable for high-speed operation. Since the optimised m and the corresponding normalised time (T = t, = r, ) of this configuration are only functions of VT/V, , (eqns. 13 and 14), we illustrate their relationships in Fig. 10 to provide is VT, which reduces the output logic swing by V, , and the switching waveform has a long tail with a long fall time of 4 ps as discussed in previous analytical results. Fig. 12 shows the switching response of an optimised low-impedance CMOS optical receiver. The result shows that the rise and fall times are equalised, and the photoable optical input power (Pop = 0.5 mW). Table 1 shows channel length provides this optimised biasing condition. 50 n s Id i v that a transistor with 2 Pm gate width and 11.8 Pm is 75 ns, which shows much faster switching speed than the saturation configuration shown in Fig. 11 . Since the response time is proportional to VDD CT/I,,, projecting these experimental results to an integrated receiver with a capacitance of 29.7fF and a photocurrent of 0.126mA as used in the analysis of Section 4, the response time is about 2.4 ns, which is close to the analytical result. This result shows that the optimised integrated low-impedance receiver can operate at high rates with a reasonable optical input power (Pop = 0.5 mW) c211. 6 
Conclusions
In order to efficiently apply optical interconnects in an electronic computing system, a simplified optical receiver must be used. In a CMOS process, saturation and lowimpedance configurations are two basic integrated optical receivers without any gain stage. The transient characteristics of these two receivers have been discussed in detail. A design parameter, maximum current parameter m, which describes the relation between the photocurrent of the detector and the maximum current of the biasing device was developed for analysis and design. The low-impedance receiver was presented for high-speed operation. This receiver when optimised provides a symmetrical switching waveform with a full logic output voltage swing and efficiently utilities the available photocurrent. This optimised receiver can operate at highspeed with a practical optical input powers (7 = 2.3 ns with P,, = 0.5 mW for 2 pm feature size). Preliminary experiments were performed with discrete devices and projected to integrated receivers by scaling capacitance values. The results verified the analytical and SPICE simulation predictions.
V,(t) from VT to VT + 0.9(V0, -V,) can be solved from 
